This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

(II) EIGBAN (JP)

灬公開特許公報 (4)

(1) 17 开发 电电子 电电子

特開平8-125066 (()) 公成日 年月2年 (1996) SA17B

Gillar Ci.

互別記号 作用复理器号

FI

压的表示显示

NOIL 13/13

11/11

A 6921-4E

HOIL 23/12

智慧技术 未放出 用水煤的数4 FD (全7页)

(71)出血多年

MM#6-284536

(72) 比量日

平成6年 (1994) 10月26日

(71)比較人 000002897

大多字的对称或金丝

医双氯酚啶医用安比克时一丁草 1 章 1 号

(77)克男者 八木 岩

京京位的度区市省此文列一丁目1819

大日本印制器式金兰内

[71]兒明書 鼻田 证券

更欢喜新客医市农在契约一丁四十年1号

大日本印刷的区余社内


(70)代智人 穿着士 小宫 挥奏


(54) 【発明の名称】程度好止型率基本基金とそれに用いられるリードフレーム。及び程度対止型率基本装置の製造力法

(\$1) (复約)

【目的】 芝なら智な対止原半等は家使の家庭政化、家 観点化が求められている中、半温体を選バッケージサイ ズにおけるテップの占有率を上げ、非過件基礎の小型化 に対応させ、共発に収集のTSOP等の小型パッケージ に観覚であった夏なる多ピン化を実際した意識料止資料 BREERCERTS.

【は成】、中国体景子の菓子製の器に、中間依黒子の第 子と電気的に製造するための内部成子部と、中部作業子 の親子側の個へ数交してお解へと向く方が智慧への技術 のための外部機を書と、森北内部第千年と外部電子部と を運<mark>能する技蔵リード部とも一体とした</mark>な食のリード部 とそ、連盟権権利用を介して、国際して設けており、点 つ。即発基核年への実験のための平田からなる外部増展 そ前記技量の各リードの方包収子書に正規させ、少なく とも森立を思からなう方式な底の一部に名は高より外部 に異出させて及けている。





(以下けぶらと医)

(自我现在) 工工的企业的工作 (自我的) の選子と見気的に見ぬてもための内を見き出て、主選化 **菓子の菓子町の正へ送欠してためへと向くたま回算への** 作品のための外部電子部と、原記内部電子製と外替電子 却とも連ねずる状況リード似とも一年としたリード無も 在名の、地域は単移層を介して、他なしてなけており、 ・直つ。回暦基本等へのままのためりキモからなる方式会 様を利応征なのをリードの力製は子供に延ねさせ、少な くとも内記を思からなられまえ見の一度に重要化よりお、10、方面電子製造に単低からなられば、環境を作品できます。 我に毎出させてほけていることを外元とても単純川止急 丰温在2里。

【建太保2】 - は太保1において、半歳兵ま子の皇子は 半温はま子の双子匠の一丸の辺の以中心似身上にそって 配置されており、リードがはななのは子を放びように対 用し向及一対の辺にないちけられていることを共産とす 5世份村业股中诺耳负责。

【は水理3】 年末は生子の電子と電気的にひれてらた のの内部双子部と、介部区別と見及てろたのの外側双子 郊と、旅記内型電子部と外面電子配とも連絡する推薦り、10(収集の収縮)近年、平謀は収益は、不具性化、小型化 ード部とを一体とし、30万畝は子針モ、17戌リード型モ 介して、リードフレームをから医文字で一方向的に共出 きせ、 対向し先は部局士で選ば郎モ介しては其する一方 り内部電子区を攻立なけており、立つ、る方を電子室の 今朝で、ほ欢り一下郎と遅ねし、一年として全年七年月 Fる外輪部を立けていることをM&とするリードフレー

【建文項4】 単語作気子の菓子飲の節に、単語作気子 1萬子と考点的に基礎するための内部減子群と、年頃は 子の電子側の面へを交してかあへと向くか配位はへの 10 統のための外包以下部と、北足内部は千針と外部属于 、 とそ起芯するほぼリードぎとそー年としたなをのリー 鮮とモ、姶原住着お尽を介して、日本して及りてお . 旦つ、但路高低年への支収のための半田からならか 竜蓋モ収記技数のおりードの力量点子供に連絡をせ、 なくとも母兄年田からなるの意見祖の一貫は智慧書よ 外部に高出させて及けている智慧対正型平温を基合の 皇万益であって、少なくとも、(A)エッチングDII で、車輌体数子の電子と電気的にに無するための内容 予解と、外部回答と性限するための外部電子部と、お は チから多ピン化に対しても離れが見えてきた。 1 節競子部 と外 びは子郎とも近年する対象リード的と 一体とし、双外製造子包を、作成リードをモ介して、 - ドフレーム面から歴史する一方向的に京出させ、万 - 元級部院 土で道路値を介して世界する一対の内部隊 5.を収点をけており、且つ、もれ事業子に切ります。 こり一ド群と連絡し、一年として2年モ兵乃下らかね 及けているリードフレームを作むする工せ、(8) (リードフレームの外裂粒子部終でない部(京都)に :村老款付、打ち以老金数により、方向する内里電子

けられた地界以でそれちばず、リートフレーとのけらり かれた武分が主要は3年の第三数にくるようにして、丸 記録事以を介して、リートフレーム文章をこれはまでへ 反似する工程。(C) リードフレームの5万尺も含む不 夏の転分を行ちばできかによりの飲料金でもご覧。 (D) 非常体を子の電子部と、切断されて、その体を示 へ厚料された内包は子訳の先は此ともワイナボンディン グしたほに、保存により方を選予制をのみも方をに真出 ラヴァタはそれにする工程。 (E) なおかれにの出した

とも含むことを中国とする物理対比を中華は2回のなる 7 G.

(発勢の打破な反射)

100011

【産業上の利用分針】本民県は、本道なま子もなどであ 御耳針止数の中点位求在(ブラステックパッケージ)に 異し、共に、実は正弦も向上をせ、まつ、まピン化にガ 応できる半年はお本書とその料理方法に成てる。 100021

住前の進歩と電子裁獄の本性軟化と見得更小化の以向 (時長) から、LSIのASICに代表でれるように、 まずます高量化化、高度低化になってきている。これに 共い。リードフレームモ無いた灯止型の半3月8至ブラ ステックパッケージにおいても、その年兄のトレンド nt. SOJ (Small Outline)-Lead ed Package) PQFP (Quad Flat P.さく V A E e) のような音医女は型のパッケージモ ACT. TSOP (Tin Small Outline Package) の以及による用型化モ王44としたパ ッケージの小型化へ、 そらにはパッケージ内式の3 4元 化によるテップで約37年内上を含めとしたLOC(Le ad On Chip) の鉄道へと進展してせた。しか し、音響対止型単語体書館パッケージには、本集技化、 本価値化とともに、更に一度の多ピン化、存型化、小型 **たが点のもており、上記書乗のパッケージにおいてもチ** ップ外角部分のリードの引き回しがあるため、パッナー ジの小型化に維界が見えてきた。また。TSOP号の小 型パッケージにおいては、リードの引き回し、ピンピッ

(00001)

【見明が知识しようとする政器】上記のように、 気似る 推荐対止型平成共享度の高泉技化、存储基化が求められ ており、駅間到止型年級体営業パッケージの一度の多ピ ン化、産製化、小製化が出められている。ま見明は、こ のような状況のもと、幸福食品量パッケージサイズにお けるテップの占有本も上げ、申請は豆腐の小型化に対応 させ、田馬基底への文皇高度も北純できる。おち、田井 生を経済する高級部とは正理部に対応する位置になった。 おはおき体をはまけましょうとするものである。また、京和

になまので 5 OPSの小魚ハッケージに困発であった更 なる多ピン化も実績しようとするものである。 100041

(は見を展表するための年段) 本見紙の形容別止気する **小豆屋は、年間は京子の粒子側の面に、年間は京子の道** 子と写気的に起路するための内閣是子部と、平道は意子 の以子例の面へは欠して力なべと向く力な巨特への注釈 のための外別被子群と、原記内型電子部と外配電子部と モ盗ねする住成リード似とも一体とした仕屋のリード部 つ。色質基度与への演算のための本田からなる方式を感 そ前足方女の古リードの力量は子裏に基礎させ、少なく とも氏記年田からなるの食を包の一部は保証をよりの部 に昇出をせて立けていることを発力とするものである。 内。上紀において、内容電子器と外裏電子器とモーなと した江麓のリード部の紀代を中華は皇子の紀子副部上に 二次元的に配列し、ガガ党を打モキ出ポールにて足式す SCECEDBOA (Ball Grid Arra y) タイプの形段対比型半端は基準とすることしてき 8.

【0005】そして、上記において、半異体象子の電子 は中枢体は子の総子節の一穴の辺の耳中心包装上にそっ て配回されており、リード部は営食の塩子を決むように 対向し収記一対の辺に沿い位けられていることを共康と するものである。また。ま党時のリードフレームは、試 韓針止収率場件以産用のリードフレームであって、平度 体菓子の菓子と考え的に基準するための内包定子群と、 外部団背とほぼするための外部電子型と、内尼内型電子 部と外部は予節とそ近はするは取り一ドなとそ一体と し、以お似境子男も、接及リード部を介して、リードフ 30 におけるテップのさずまも上げ、中毒体制度の小型化に レーム国から崔文丁ろ一方向側に突出させ、大肉し先輩 製剤士で連貫部を介して世史する一爿の内閣位子祭を及 放立けており、点つ。8カダ電子部の外側で、ほ放り~ ド部と運动し、一体として全体を保持する方の部を設け ていることも共産とするものである。席、上足リードフ レームにおいて、内部電子部と外部電子部とそれを基础 する協蔵リード部とモー体とした最为モ収取リードフレ 一ム部に二次元的に配列するしておよすることにより8 GA (Ball Grid Array) 9470ED 対止窓手場作を意味のリードフレームとすることもでき (8 ð.

【0006】本民祭の教育別止似半毎年収収の製造方法 は、卓容体表子の粒子側の部に、ヲ炭ドネ子の粒子とな 気的に肩胛するための内部離子部と、平常な思子の単子 朝の省へ征交してかまへと向くかが思思への意味のため の外部位子供と、以記内部は子等と外部位子供とモ連体 する後属リード値とモールとした発表のリード部とモ、 絶典性者料度を介して、 毎年して立けており、 乱つ、 線 **非基度等への実生のための4日からなられませ至それ之** 発生のおり一ドの外型は千年にきログサールのアンテルール

足を色からなる方面で低の一番に変換せるでの点にはよ でせて低けている前点対点無事は氏器の記述のはでき うて、少なくとも、(A)エッチング灰工にで、 ** # # ま子のま子と母系的に以降するための内部電子部と、 ち 駅伍等と見残するための九星双子原と、 和紀氏部 故子里 と外収成子訳とを選択する方式リード訳とを一年とし、 盆丸製菓子部で、び取り一ドME介して、 リードフレー ムボから正文する一方向的に兵士でせ、 万向 した双杉県 まてきりほどかしては戻する一月の内が双子 釘 とお 巨豆 とを、絶跡は登れ屋を介して、君尊して広げており、丑(10)けており、丑つ、古の風鬼子獣のかれて、伊朮リート郎 と連絡し、一体として全体を成構する力や用を思りてい ろりードフレームモロミてう工芸。(8) 収定リードフ レームの万名以子名例でない器(芸芸)に始島 なを放 け、月5点を金型により、分向する内部電子表現士を放 数する温な低と試置は単に対応する位置に立けられた地 中午と七月5ほぞ、リードフレームの月5ほかれた配分 が申請はま子の電子並にくるようにして、私名は挙刊を 介して、リードフレーム全年も半温はま子へ厚着するエ 権。 (C) リードフレームの力や怠もさむ不要の餌分も 打ちはを全型により切断的当下も工程。 (D) 平板体度 子の君子気と、切断されて、キュルネチへな気された内 彗星子針の先な郎とモワイヤボンデイングしたRに、 網 雄によりが直接子部屋のみそが部に意比させて全体を封 止する工程。(E) 取記外界に貫出した外部数子部部に 宇宙からなうが悪な低もかなする工品。 とそさ ひことそ 特殊と下ろものである。

[0007]

【作用】本尺柄の推路対止空中選件名献は、上記のよう な状成にすることにより、 # # # # # # パッケージサイズ 対応できるものとしている。かち、半年月女母の田井基 低への実装を技を低減し、旧算品質への実験を放の向上 を可能としている。なしくは、共都電子製、外部電子部 とモー弁とした江田のリード首を中華和田子間に始後後 らっこ マガレて御定し、女兄九郎君子郎に 平田 からなる 外部電影器を連絡させていることより、 名屋の小型化モ 雑成している。そして、上記4日からなる外部電極部 を、中国作業子面には平方なるで二次元的に配式するこ とにより、辛息な思思の多ピン化を可能としている。 ヰ 日からなる力をを基金をキロボールとし、二次元的には 外部を基督を配列した場合にはBCAタイプとなり、 平 確存意識の多ピン化にも対応できる。また、上記におい て、甲基依ま子の菓子が申されま子の菓子屋の一分の辺 の以中心意味上にそって記せされ、リード部は夜景の様 子を供ひように対向しれ足一分の辺に思い立けられてお り、産業な装置とし、量差性に違した装造としている。 本党界のリードフレームは、上尺のような検点にするこ とにより、上記訳な計止型を基本制度の製造も可能とす ろものであるが、過せのリードフレームと異様のエッチ

とがてきる。 二月 時の世界下止気を占ける正のなえ方点 は、上記リードフレームも思いて、リートフレームの力 意以子記のでない面(名面)に絶異れる方は、行ちはま 全要により、万向する内部は子が向まもな尺寸らばは最 とは連絡的に対応する位置に合けられた地質材とそれち はき、リードフレームの月ちはかれた瓜分が半温体息子 の菓子部にくるようにして、お記録をはそかして、リー ドフレーム全はモギ軍は菓子へなむし、リードフレーム の外や紅を含む不多の足分を打ちはできだによりの試験 去することにより、成都之子と方立為子を一角としたは 10 Mに達成できるものである。本文為界においては力部を みも多女キよれ久を上に存むした。を見味の、まよは食 長の小型化が可能な、且つ、多ピン化が可見な無線針止 型半導化基度の作型を可及としている。

100081

٠. ۵:۰

【実施的】本見朝の謝取打止型年毎年基度の実施例を以 下、回にそって取明する。回1(3)は二次定例制度対 止製キュルス型の紙匠数は区であり、巻1(6)に食品 の森林区である。図1中、100に無数別点空車3年以 度。101は今之に豊子。102はリード点、102A リード部、1071人に双子幕(パッド部)、10312フ イナ、104は地段度でお、105に世界度、106年 半田(ベースト)からなるガロミ低である。 主実質質器 算対止型半端体盤度は、後述するリードフレームを集い たもので、内式は子郎102A、九気は子郎1028モ 一体としたL字型のリード部102そ多数年間弁禁子1 01上に始身性型材10くモ介して厚底し、直つ、方部 粒子貼1028先に下巴からなるの名を低を心理的10 5 よりガロへ突出させて立けた。パッケージを住が基本 調査部長の面接に押当する形質対応型キ基件基準であ り。回発基準へ存むされる点には、半田(ベースト)を なが、他化して、外が成子の102Bが外裏を持と考え 的比较级之九名。本文范内家庭对此发中毒体征是位,是 1 (b) に示すように、平道作業子101の電子器 (A アド部)101人は年曜年京子の中心はしはそろれ向し て2日づつ。中心目にに取って配包されており、リード 質1026、内部電子部102人が収記電子部(ハッド 益) に暮った位置に半部弁会子101の節の方列に中心 はも飲み対内するように配成されている。 ガビモデジン D 2.8 は内部電子医102人から技蔵リード新102C (IO)ドフレームを取り00の展系に感光性のレジスト301 を介して離れて位位し、ほぼ半年在ま子の創品をでに渡 - た位置で半導件工子面に従ってう方内に、 豚状リード 1020かし子に乗がり、方式は予定1028にその元 ■に収回し、半端体息子の医に平方な医方内で一次元的 :配列をしている。かち、中心者しも飲みで丸の力料剤 ⁻暦102日の配列を投けている。そして、8カゼ以子 『仁蓮雄させ、平田(ベースト)からならのごに低10 ・毛朝難撃105よりがおに京出させて及けている。 1. **純純原度は10**4としては、100gmgのボリイ

万年见HC52C0(巴州京起长式全儿口型) 不产的生 げられる。上花宮花舟では、 4田ペーストからなる丸は させであるが、 この気分は年 田ボールに代えてしまい。 高、本文元的総理制止な本品作品のは、上記のように、 パッケージ配理が以来は保証者の正確に発言する。面は 的に小変化されたパッケージであるが、自み方向につい ても、以1、0mm乗以下に下うことができ、R欠し向 百まモ、キョロタ子の双子器(パッド賞)に行い2別に 紀共したが、本語は京子の菓子の存在を二次元的に配金 し、大型電子型と外部電子製との一体となった見みを及 12、平温月皇子の母子を何に二次元的に紀末して存載す ることにより、本選件を子の、一層の多ピン化に十分対 ETES. 【0009】 広いで、ま見気のリードフレームの玄花向

と言いて来いたが、他には、シリコンズのボリイミドリ

「人」で15 「住家へークライトは民産社」や単理化会

モボげ、名にもとづいて広帆する。 本共長のリードフレ 一上は、上尺矢筋矢をは女名在に乗いられたものであ は内部以子型、1028に方式は子型、102Cには共 10 5。B2に支援例リードフレームの平正都を示すもの で、国2中、200はリードフレーム、201は内部な 子馬、202ほの影響子品、203ほぼ放り一下日、2 0.4は盆は底、2.0.5 は外た底である。リードフレーム は42含金(Ni42%のFc含金)からなり、リード フレームの耳さは、内部双子部のある常の部でり、05 mm、力質量子質のある原典器でで、2mmである。内 部院子祭の対向する先端部院士も連結する連結部205 も浮肉(O、 O S mm 厚)に形成されており、ほぼする 本基件状態を介製する味の打ちはき金型にて打ちはさし 39 食い製剤となっている。本実元氏では外部様子長202 は九以てあるが、これに産業はされない。また、リード フレームタHとして 4 2合金モ果いたがこれに厚定され ない。異名を全ても良い。

[0010] 次に、上記宮幕外リードフレームの製造方 ルモ都モ黒いて京単に改明する。 即 4 は本共長的リード フレームを製造した工程を示したものである。元で、4 28金(Ni42%のFe8金)からなる。毎80.2 mmのリードフレーム家費300を印度し、紙の歯部を 駅間等を行い入く式件処理した(申え(*)) 後、リー そ虫率し、収益した。 (803 (6))。

求いて、リードフレーム 無 は 3 0 0 の 純 底から 系定の パ ナーンなも無いてレジストの所定の契分のみに自光も行 った鼠、灰色蛇壁し、レジストパターン301Aモお成 Lt. (2) (c))

典レジストとてしば玄双応化を式会社をのネガ製数状レ ジスト (PMERレジスト) も世界した。次いで、レジ ストパナーン301人を創業量は無として、57°C. ド系の熱可型性がを取出以上22C(B立允点は区で、10、以300の展度からスプレイエッチングして、わわちは

の年前区が配えに示されるソートフレーニもほどした。 (23 (c)). E2 (b) OU. E2OA) - A2E おける場面はである。このほ、レジストをお願したほ。 氏仲処理を取したは、 原定の配所(内部以子針分を含む 毎 毛)のみに生メッキ 心理を行った。(如3(e)) 南、上記リードフレームの製造工技においては、図 2 (b) に示すように、 なたあと及れあもお成するため、 ガ 配電子だれ 正断からのエッチング (北日) を多く行 い、反対症的からは少なのにエッチング (異社) を行っ た。また、セメッキに代え、分メッキやパラジウムメッ 10 夏の平田が成られれば良い。 キでも良い。上記のリードフレームの口込万尺は、1ヶ の半点は久温をは記するために必要なリードフレーム! ケの製造方法であるが、端末は生産性の低から、リード フレール事材もエッテングのエする様。都2にボナリー ドフレームを発き継承付けした状態で作製し、上記の工 ほそ行う。この場合は、図でに示すが許諾205の一部 に選及する仲以(配示していない) モリードフレームの 外側に設けて延付け状態とする。

【0011】次に: 上足のようにしては复されたリード フレームを吊いた。本見略の指揮好止型中温体表征の夏(18) 遠方位の実施例を配にせって放射する。図4は、主実施 興福雄計止型中半年集合表の製造工技を示すものである。 回るに示すようにしては似されたリードフレーム400 の外部電子部402形成器(芸器)と対向する裏間に、 ポリイミド系無理化型の発量は実材(チープ)40) (日立化成株式会社型、HM122C) 七、400° C. 6 Kg/m' で1. 0 放充圧率して貼りつけた (型 4(a))。 この状態の平置回を暮らに示す。この世月 ち以き企型405A、405Bにて(図4(b))、月 南丁屯内部准子県の先は属を正紹丁ら近以記403と、 10 その部分の絶世世年44(テープ)401とそりちばい た。 (四4 (c))

大いで、カロ门ちはそお上び丘を黒土型406人、40 6 8モ荒い、九ねぎ404そさむ不変の部分を切り起す (節4(8))と共興に、延祉性を以404を介して年 終齢原子407上にリード部408の色圧をを持った。 (#4 (e))

角。この数4(d)に示す。が対リードと登場してリー ドフレーム全体を文人でいるのだお204を含む不良の 部分を切り取しは、复数対比した比に行っても良い。こ (8 の場合には、送水の草厚リードフレームモ吊いたQFP パッケージ券のようにダムパー (BRしていない) モゴ けると良い。リードは410モキ森和原子411へ存在 した彼。クイヤー414により、キェルス子のオテ(パ マド) 411人とリート第410の内型属テ410人と を電気的に経典した。(日《(1)) その彼。所定の全変を吊い、エボキシ系の容は415で リード書も10の万年以子郎4108のみそ月出てせ て、全井を封止した。(即4(g))

ここでは、異点の変型(母系していない)を思いたが

ロ子郎410日上に半田ペーストモスクリーン印制によ り生布し、平田(ペースト)からならの武章権616モ 作品し、本見頃の影響対入止型単端作品度を作品した。 (804 (h)) 母、丰田からなる方郎良様()6 の作者に、スクリーン

.

死之の面(外部双子郎)も立しが耳り止てされば、シア

しもを繋ばる 見としない。次いで、 兵出 されているの群

印制に見まされるものではなく、リフローまたはポッチ イングあでも、色質差距と半端は黒盆との皮膚に必要な

[0012]

【発明の30条】 本見明は、上記のように、 更なら前22月 止型申請は京都の本集性化。 高無統化が求められる状況 のもと、平確体数量パッケージサイズにおけるテップの さ有助を上げ、単議体制度の小型化に対応をせ、国外基 低への大な面離を症状できる。から、心気高低への大説 都底を向上させることができる温存品度の技術を可能と したものであり。保険に収息のTSOP耳の小型パッケ ージに個質であった更なろ多ピン化を実現した例程料止 型平式体以及の提供も可能としたものである。

【四面の京年な故郷】

【四1】其第何の複数別入型を選件を使の数数数を回及 UEMBUD

【日2】 大馬折のリードフレームの年前日

【包3】共和的リードフレームの製造工芸芸


【節4】実施外の解除対止型を媒体制度の製造工能節

【図 5】 実験例のリードフレームに絶及性を材を貼りつ けた状型の平面図

【符号の説明】

100	医加利亚亚木属 体配 医
1 0 1	. 48687
1014	電子部 (パッド部)
102	リード部
102A	- 内型电子器
102B	外部电子部
102C	かめりデドル
103	7 1 +
104	化型压电 料
105	· WES
106	半田(ベースト) からならガヨ
专报	
200	リードフレーム
2 0 3	六郎神子部
202	力学程子部
2 0 3	び戻りードロ
204	雅 和 集
205	nes
300	リードフレーム ま 材
301	レジスト

* ***...



Japanese Patent Laid-Open Publication No. Heisei 8-125066

[TITLE OF THE INVENTION]

Resin Encapsulated Semiconductor Device, Lead Frame

5 Used Therein, and Fabrication Method for the Resin
Encapsulated Semiconductor Device

[CLAIMS]

- A resin encapsulated semiconductor device
 comprising:
 - a semiconductor chip;
- a plurality of leads fixedly attached to a terminalend surface of the semiconductor chip by an insulating
 adhesive interposed between the semiconductor chip and the

 leads, each of the leads including integral portions, that
 is, an inner terminal portion adapted to be electrically
 connected to an associated one of terminals of the
 semiconductor chip, an outer terminal portion extending
 outwardly in a direction orthogonal to the terminal-end
 surface of the semiconductor chip and adapted to be
 connected to an external circuit, and a connecting lead
 portion adapted to connect the inner and outer terminal
 portions to each other; and
- outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of

solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate.

- 2. The resin encapsulated semiconductor device according to claim 1, wherein the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets.
- 3. A lead frame comprising:

- portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other;
- each of the outer terminal portions of the leads 25 being protruded in a direction orthogonal to a lead frame

surface via an associated one of the connecting lead portions;

the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively;

connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and

an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame.

10

15
4. A method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive-interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit,

and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of:

5

10

15

20

25

er lighten die jedigen werden der den der der

(A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions, - the inner . lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form

an integral structure together, thereby protecting the entire portion of the lead frame;

- (9) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor whip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween;
- (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions;
- (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and
- (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

5

10

15

[DETAILED DESCRIPTION OF THE INVENTION] [FIELD OF THE INVENTION]

The present invention relates to a resin encapsulated semiconductor device (plastic package) in which a semiconductor chip is packaged, and more particularly to a semiconductor device configured to achieve an improvement in mounting density or to have a multi-pinned structure and a method for manufacturing such a semiconductor device.

10 [DESCRIPTION OF THE PRICE ART]

5

15

20

25

Recently, semiconductor devices have been developed to have a higher integration degree and a higher performance by virtue of developments of techniques associated with an increase in integration degree and miniaturization and in pace with the tendency of electronic appliances to have a high performance and a light, thin, simple, and miniature structure. A representative example of such semiconductor devices is an ASIC of LSI. For instance, developments of resin encapsulated semiconductor device plastic packages have been advanced from surfacemounting packages such as SOJs (Small Outlined-Leaded Packages) or QFPs (Quad Flat Packages) to packages having a miniature structure mainly achieved in accordance with a thinness obtained by virtue of developments of TSOPs (Tin Small Outline Packages) or to LOC (Lead On Chip) structures

adapted to achieve an improvement in the chip packaging efficiency by virtue of developments of an internal threedimensional package structure. In addition to an increase in integration degree and improvement in performance, there has also been growing demand for an increase in the number pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In the above mentioned conventional packages, however, there is a limitation in miniaturization because those packages have a structure in which leads are arranged around a chip. Similarly, leads are arranged around a chip in the case of miniature packages such as TSOPs. In such packages, there is also a limitation in increasing the number of pins due to the pin pitch used.

15

20

25

10

5

[SUBJECT MATTERS TO BE SOLVED BY THE INVENTION]

As mentioned above, there has been demand for an increase in integration degree and improvement in performance of resin encapsulated semiconductor devices. Also, there has also been growing demand for an increase in the number of pins, thickness, and miniaturization of resin encapsulated semiconductor packages. In such situations, the present invention makes it possible to increase the occupancy degree of a chip in a semiconductor package with a limited size while reducing the mounting area of the

semiconductor package on a circuit board to achieve a miniaturization of the resulting semiconductor device. That is, the present invention is adapted to provide a resin encapsulated semiconductor device capable of achieving an improvement in the mounting density thereof on a circuit board. Also, the present invention is adapted to achieve an increase in the number of pins which is difficult in miniature packages such as conventional TSOPs.

10 [MEANS FOR SOLVING THE SUBJECT PATTERS]

5

15

20

25

The resin encapsulated semiconductor device of the present invention is characterized in that it comprises: a semiconductor chip; a plurality of leads fixedly attached to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the

leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin The above semiconductor device can be encapsulate. embodied into a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a twodimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

The above semiconductor device is also characterized in that the terminals of the semiconductor chip are arranged along a substantially center line between a pair 15 of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip, respectively, in such a fashion that the terminals of the semiconductor chip are interposed 20 between the two facing lead sets. The lead frame of the present invention is characterized in that it comprises: a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be

10

connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; each of the outer terminal portions of the leads being protruded in a direction orthogonal to a lead frame surface via an associated one of the connecting lead portions; the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively; connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs; and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame. The above lead frame can be embodied into a lead frame for a BGA (Ball Grid Array) type resin encapsulated semiconductor device by arranging a plurality of leads each having an inner terminal portion and an outer terminal portion integral with each other in a two-dimensional fashion on the terminal-end surface of the semiconductor chip and forming the outer electrodes in the form of solder balls.

5

10

15

20

25

The present invention is also characterized by a method for fabricating a semiconductor device including a semiconductor chip, a plurality of leads fixedly attached

5

10

15

20

25

to a terminal-end surface of the semiconductor chip by an insulating adhesive interposed between the semiconductor chip and the leads, each of the leads including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of the semiconductor chip, an outer terminal portion extending outwardly in a direction orthogonal to the terminal-end surface of the semiconductor chip and adapted to be connected to an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other; and outer electrodes each connected to the outer terminal portion of an associated one of the leads and made of solder to allow the semiconductor device to be mounted on a circuit board, at least a part of the outer leads being externally exposed from a resin encapsulate, comprising the steps of: (A) fabricating a lead frame including a plurality of leads each including integral portions, that is, an inner terminal portion adapted to be electrically connected to an associated one of terminals of a semiconductor chip, an outer terminal portion adapted to be connected to an associated one of terminals of an external circuit, and a connecting lead portion adapted to connect the inner and outer terminal portions to each other, each of the outer terminal portions of the leads being protruded in a direction orthogonal to a

lead frame surface via an associated one of the connecting lead portions, the inner lead portions of the leads being arranged in pair in such a fashion that the leads of each lead pair have facing tips, respectively, connecting portions each adapted to connect the facing tips of the leads included in an associated one of the lead pairs, and an outer frame portion arranged outside the outer terminal portions and connected to the connecting lead portions in such a fashion that they form an integral structure together, thereby protecting the entire portion of the lead frame; (B) applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween; (C) cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions; (D) wire-bonding the terminals of the semiconductor chip with tips of the inner terminal portions mounted on the semiconductor chip, and

5

10

15

20

25

The Company

encapsulating the semiconductor chip and the lead frame by a resin while allowing a surface of the lead frame toward the outer terminal portions to be externally exposed; and (E) forming outer electrodes made of solder on the exposed lead frame surface toward the outer terminal portions.

[FUNCTIONS]

5

10

15

20

25

With the above mentioned configuration, the resin encapsulated semiconductor device of the present invention can increase the occupancy degree of the chip while achieving a miniaturization thereof. That is, the resin encapsulated semiconductor device is capable of reducing the mounting area thereof on a circuit board and achieving an improvement in the mounting density thereof on the circuit board. In particular, the present invention achieves a miniaturization of the semiconductor device by fixedly attaching a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other to a surface of a semiconductor chip by an insulating adhesive layer interposed between the semiconductor chip and the leads, and connecting outer electrodes made of solder to the outer terminal portions, respectively. Also, the present invention achieves an increase in the number of pins in the semiconductor device by arranging the outer electrodes made of solder in a two-

dimensional fashion on a plane parallel to the surface of the semiconductor chip. Where the outer electrodes made of solder are formed in the form of solder balls and arranged in a two-dimensional fashion, a BGA type semiconductor device capable of achieving an increase in the number of pins can be obtained. In the above semiconductor device. the terminals of the semiconductor chip are arranged along a substantially center line between a pair of sides of the semiconductor chip on the terminal-end surface of the semiconductor chip, and the leads are arranged in two facing sets along the sides of the semiconductor chip. respectively, in such a fashion that the terminals of the semiconductor chip are interposed between the two facing lead sets. Thus, the semiconductor device has a simple structure suitable in regard to productivity. frame of the present invention makes it possible to fabricate the above mentioned resin encapsulated semiconductor device by virtue of there above mentioned configuration thereof. However, this lead frame can be fabricated using a half etching method during an etching process as used for conventional lead frames. The method for fabricating a resin encapsulated semiconductor device in accordance with the present invention involves the steps of applying an insulating layer to a surface of the lead frame opposite to the outer terminal portions, punching out

5

. 20

15

20

the connecting portions adapted to connect facing ones of the inner lead portions to each other along with portions of the insulating layer respectively arranged at regions corresponding to the connecting portions by use of punching dies, aligning the punched portions of the lead frame with the terminals of the semiconductor chip, and mounting the entire portion of the lead frame on the semiconductor chip by the adhesive interposed therebetween, and cutting off unnecessary portions of the lead frame including the outer frame portion by use of punching dies, thereby removing the cut-off portions. Thus, a plurality of leads each including an inner terminal portion and an outer terminal portion integral with each other are mounted on a semiconductor chip. Accordingly, the present invention makes it possible to achieve a miniaturization of In accordance with the present semiconductor devices. invention, it is also possible to fabricate a resin encapsulated semiconductor device having an -increased number of pins.

20

25

5

10

15

[EMBODIMENTS]

Hereinafter, embodiments of the present invention associated with resin encapsulated semiconductor devices will be described in conjunction with the annexed drawings.

Fig. 1A is a cross-sectional view schematically

illustrating a resin encapsulated semiconductor device according to an embodiment of the present invention. Fig. 1B is a perspective view illustrating an essential part of the resin encapsulated semiconductor device. Figs. 1A and 5 reference numeral 100 denotes the resin encapsulated semiconductor device, 101 a semiconductor chip, 102 leads, 102A inner terminal portions, 102B outer terminal portions, 102C connecting lead portions, 101A contacts (pads), 103 wires, 104 an insulating adhesive, 105 a resim emcapsulate, 106 outer electrodes made of solder (paste), respectively. The resin encapsulated semiconductor device according to this embodiment fabricated using a lead frame which will be described hereinafter. In this resin encapsulated semiconductor device, a plurality of L-shaped leads 102, each of which has an inner terminal portion 102A and an outer terminal portion 102 integral with each other, are mounted on a semiconductor chip 101 by means of an insulating adhesive 104. An outer electrode 106, which is made of solder, is attached to each outer terminal portion 102B. The outer electrode 106 is outwardly protruded from a encapsulate 105. The resin encapsulated semiconductor device configured as mentioned above has a package area substantially equal to the entire area thereof. When this semiconductor device is mounted on a circuit board, the

10

15

20

solder is melted and then solidified to allow the outer terminal portions 102B to be electrically connected to an external circuit. In the resin encapsulated semiconductor device according to the illustrated embodiment, contacts (pads) 101A provided at the semiconductor chip 101 are arranged in pairs along a center line L of semiconductor chip 101 at opposite sides of the center line L in such a fashion that contacts included in each contact pair face each other. The outer terminal portion 102B of each lead is spaced apart from the inner terminal portion 102A of the lead. Between the inner and outer terminal portions 102A and 102B; a connecting lead portion 102C is interposed. The connecting lead portion 102C of each lead is bent in a direction orthogonal to the major surface of the semiconductor chip at a position near an associated one of the side surfaces of the semiconductor chip 101, so that it has an L shape. In each lead, the outer terminal portion 102B is arranged at an end of the connecting lead portion 102C. The outer terminal portions 102B of the leads are arranged in a one-dimensional fashion on a plane parallel to the major surface of the semiconductor chip That is, the outer terminal portions 102B are arranged in two lines at opposite sides of the center line As mentioned above, one outer electrode 106 made of solder is connected to the outer terminal portion 102B of

5

10

15

20

each lead and outwardly exposed from the resin encapsulate 105.

For the insulating adhesive 104, a polyimide-based thermoplastic adhesive having a thickness of 100 µm (HM122C manufactured by Hitachi Chemical Co., Ltd.) is preferably used. Alternatively, a silicon denaturalized polyimide adhesive (ITA1715 manufactured by Sumitomo Bakelite Co., Ltd.) or a thermosetting adhesive (HG5200 manufactured by Tomoekawa Papermaking Co., Ltd.) may be used. Although ou'er electrodes made of solder paste are used in the illustrated embodiment, solder balls may be used.

5

10

15

20

25

As mentioned above. the resin encapsulated semiconductor device according to the illustrated embodiment has a package area substantially equal to the entire area thereof. That is, the illustrated embodiment of the present invention provides a package having a compact structure in regard to area. In accordance with the present invention, a thinned package structure can also be provided in that it is also possible to reduce the package thickness to about 1.0 mm or less. Although the outer electrodes have been described as being arranged intwo lines along the contacts (pads) of the semiconductor chip, they may be arranged in a two-dimensional fashion. This is achieved by arranging contacts of the semiconductor chip in a two-dimensional fashion. On the surface of the

semiconductor chip arranged with those contacts, a plurality of terminal sets each having an inner terminal and outer terminal integral with each other are arranged in a two-dimensional fashion. In this case, it is possible to fabricate a semiconductor device using a semiconductor chip with an increased number of pins.

5

10

15

20

25

An embodiment of the present invention associated with a lead frame will now be described. The lead frame according to this embodiment is adapted to be used in the above mentioned semiconductor device. Fig. 2 is a plan view of the lead frame according to this embodiment. Fig. 2, the reference numeral 200 denotes a lead frame, 201 inner terminal portions, 202 outer terminal portions, 203 connecting lead portions, 204 a connecting portion, and 205 an outer frame portion, respectively. The lead frame is made of 42 ALLOY (namely, an Fe alloy containing 42% Ni). The lead frame has a thickness of 0.05 mm at its thinner portion, that is, the inner terminal portions," and a thickness of 0.2 mm at its thicker portion, that is, the outer terminal portions. The connecting portion, which connects facing tips of the inner terminal portions to each other, has a thickness of 0.05 mm corresponding to that of the thinner portion. This connecting portion has a structure capable of allowing an easy punching thereof in the fabrication of the semiconductor device, as described

hereinafter. Although the outer terminal portions 202 have a ball shape in the illustrated embodiment, they are not limited to this shape. Also, although the lead frame has been described as being made of the 42 ALLOY, it is not limited to this material. For the lead frame, a copperbased alloy may be used.

5

10

15

20

25

Now, fabrication of the lead frame according to the illustrated embodiment will be described in brief. Fig. 4 illustrates a process for fabricating the lead frame according to the illustrated embodiment. First, a lead frame blank 300 having a thickness of 0.2 mm was prepared which is made of a 42 ALLOY (an Fe alloy containing 42% Ni). The prepared lead frame blank 300 was then subjected to a cleaning process, thereby removing grease from the surfaces thereof (Fig. 3a). Subsequently, photoresist films 301 were coated over both surfaces of the lead frame blank 300, respectively. The coated photoresist films 301 were then dried (Fig. 3b).

Using desired pattern plates, the photoresist films 301 on both surfaces of the lead frame blank 300 were exposed to light at their desired portions. A developing process was then conducted to the light-exposed photoresist films 301, thereby forming photoresist patterns 301A.

For the photoreist films, a negative liquid-phase resist (PMER resist) manufactured by Tokyo Ohka Co., Ltd.

was used. Using the resist patterns 301A as anti-etch films, the lead frame blank 300 was subjected to a spray etching process at both surfaces thereof. The spray etching process was conducted using a ferric chloride solution of 48 BAUME at 57 °C. Thus, a lead frame having a structure of Fig. 2a was obtained (Fig. 3d). Fig. 2a is a plan view of the lead frame. Fig. 2b is a cross-sectional view taken along the line A1 - A2 of Fig. 2a. Thereafter, the remaining photoresist thin films were peeled off. resulting structure was then subjected to a cleaning process. A gold plating process was subsequently conducted for desired portions of the lead frame, that is, regions including inner terminal portions (Fig. 3e).

10

25

Statement was the second of the second

In the fabrication process of the lead frame, the 15 etching process was conducted with a large etch depth at one major surface of the lead frame blank where outer terminal portions are to be formed, and with a small etch depth at the other major surface of the lead frame. place of the gold plating, silver or palladium plating may 20 be utilized. The above mentioned lead frame fabrication process is adapted to manufacture a single lead frame required for the manufacture of a single semiconductor In terms of productivity, however, the etching process is conducted for lead frame units each corresponding to the single lead frame shown in Fig. 2. To

this end, a frame member (not shown) is provided at a desired portion of the peripheral edge of the lead frame so as to connect a desired part of the outer frame portion 205 shown in Fig. 2 to a corresponding one of an adjacent lead frame.

5

10

15

20

Using the lead frame fabricated as mentioned above, the resin encapsulated semiconductor device according to the present invention was fabricated. Now, a method for fabricating the resin encapsulated semiconductor device in accordance with an embodiment of the present invention will be described. Fig. 4 illustrates the method for fabricating the resin encapsulated semiconductor device in accordance with the embodiment of the present invention. A polyimide-based thermosetting insulating adhesive (tape) 401 (HM122C manufactured by Hitachi Chemical Co., Ltd.) was applied to one surface, formed with the outer terminal portions 402, of the lead frame 400 fabricated as in Fig. 3 and the outer surface of the lead frame 400 using a hot pressing process conducted at 400 °C and 6 Kg/m² for 1.0 second Fig. 4a). The resulting structure is shown in Fig. 5 which is a plan view. Thereafter, the connecting portions 403 connecting facing tips of the inner terminal portions were punched using punching dies 405A and 405B. (Fig. 4b). Also, portions of the insulating adhesive

8-145000

(tape) corresponding to those connecting portions 403 were punched (Fig. 4c)

Subsequently, unnecessary portions of the lead frame including the outer frame 404 were cut off using outer frame punching and pressing dies 406A and 406B (Fig. 4d). The lead frame was then bonded to a semiconductor chip 407 at its leads 410 under pressure while applying heat (Fig. 4e).

5

10

15

20

The process for cutting off the unnecessary portion of the lead frame including the outer frame 404 supporting the entire portion of the lead frame along with the connecting lead portion, as shown in Fig. 4d, may be carried out after an resin encapsulating process. In this case, dam bars (not shown) are preferably provided, as in QFP packages typically using a lead frame having a single layer structure. After the mounting of the leads 410 on the semiconductor chip 411, the inner terminal portion 410 of each lead 410 was electrically connected to an associated one of terminals (pads) 411A of the semiconductor chip 411 (Fig. 4f).

Subsequently, an epoxy-based resin 415 was molded to encapsulate the resulting structure while exposing the outer terminal portions 410B of the leads 410 using a desired mold (Fig. 4g).

Although a specific mold (not shown) was used for the above process in the illustrated case, use of such a die may be unnecessary in so far as the resin encapsulating process can be conducted under the condition in which desired portions (outer terminal portions) of the lead frame are left. Thereafter, a solder paste was coated on the exposed outer terminal portions 410B in accordance with a screen printing process, thereby forming outer electrodes 416 made of solder (paste). Thus, the fabrication of the resin encapsulated semiconductor device according to the present invention was achieved (Fig. 4h).

Although the formation of the outer electrodes 416 made of solder has been described as being achieved using a screen printing process, it may be achieved using a reflow or bonding process in so far as an amount of solder required for a connection of the semiconductor device to a circuit board is obtained.

(EFFECTS OF THE INVENTION)

5

10

15

As apparent from the above description, the present invention makes it possible to increase the occupancy degree of a semiconductor chip in a semiconductor package in situations requiring new resin encapsulated semiconductor devices having a highly integrated structure while exhibiting a high performance. The present invention

also makes it possible to reduce the area of the semiconductor device on a circuit board in order to cope with a compactness of the semiconductor device. That is, the present invention can provide a semiconductor device capable of achieving an improvement in the mounting density on a circuit board. At the same time, the present invention can provide a resin encapsulated semiconductor device having a new multipinned structure which could not be realized in compact packages such as conventional TSOPs.

5

the form of the second